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Abstract
Over the last decade, volume rendering has become an invaluable visualization technique
for a wide variety of applications. This paper reviews three special-purpose architectures
for interactive volume rendering: texture mapping, VIRIM, and VolumePro. Commercial
implementations of these architectures are available or underway. The discussion of each
architecture will focus on the algorithm, system architecture, memory system, and volume
rendering performance.
Color pictures are available at http://www.elsevier.nl/locate/future.
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1 Introduction
Visualization of scientiﬁc, engineering or biomedical data is a growing ﬁeld within
computer graphics. In many cases, the objects or phenomena being studied are vol-
umetric, typically represented as a three-dimensional grid of volume elements, or
voxels. Examples of volume data include 3D sampled medical data (CT, MRI),
simulated datasets from computational ﬂuid dynamics, or computed ﬁnite element
models. One of the key advantages of volumetric data is that, unlike surface-based
representations, it can embody interior structure of the objects. Additionally, oper-
ations such as cutting, slicing, or tearing, while challenging for surface-based mod-
els, can be performed relatively easily with a volumetric representation [Gib97].
Volume rendering generates images directly from the volume data without interme-
diate surface models. It allows the display of internal structures, including amor-
phous and semi-transparent features. Voxels are either processed in image-order or
object-order to generate an image. Image-order algorithms iterate over all pixels of
theoutputimageanddeterminethecontributionsofvoxelstowardseachpixel.Ray-
casting is the most commonly used image-order technique [Lev88]. Rays are cast
Preprint submitted to Elsevier Preprint 7 August 1998from the viewpoint into the volume and the contributions of voxels along each ray
are used to determine pixel colors. Object-order algorithms iterate over the volume
data and determine the contribution of each voxel to the pixels. A typical object-
order technique is splatting, which convolves every voxel with a 3D reconstruction
ﬁlter and accumulates the voxels contribution on the image plane [Wes91].
While volume rendering is a very popular visualization technique, the lack of inter-
active frame-rates has limited its widespread use. Volume rendering is very mem-
ory and computation intensive. To render one frame typically takes several sec-
onds. Highly optimized software techniques for volume rendering try to address
this problem by using pre-processing to compute, for example, object illumina-
tion or regions of the volume that can be skipped during rendering [LL94,Lev90].
However, pre-processing prohibits immediate visual feedback during parameter
changes. Each time rendering parameters such as voxel transparency or illumina-
tionare changed,thelengthypre-processing mustberepeated beforethenewimage
is displayed. Furthermore, the pre-computed values typically increase the storage
requirements by a factor of three to four.
To overcome these limitations, several Universities (e.g., University of Mannheim
[GPR
+94], University of T¨ ubingen [KS94,KS97], State University of New York
at Stony Brook [PK96,BK97]) and companies (e.g., Mitsubishi Electric [OPL
+97]
and Japan Radio Corporation) have undertaken the development of special-purpose
hardware for volume rendering. Hardware accelerators aim to provide real-time
frame rates, typically deﬁned to be between 10 and 30 frames per second. Real-
time visual feedback allows for interactive experimentation with different render-
ing parameters. In addition, because hardware does not require pre-processing, it
allows visualization of dynamically changing volume data, such as data from inter-
active tissue cutting during surgical simulation, or continuous data input from 3D
ultrasound.
The next section presents general issues related to the design of high-performance
volumerenderingarchitectures.Thefocusisonthedesignofhigh-bandwidthmem-
ory systems which are the basis for all architectures presented in this paper. Sec-
tions 3 through 5 present the architectures of texture mapping, VIRIM, and Vol-
umePro, respectively. Section 6 concludes the paper with a brief summary of the
main features of these architectures.
2 Architectural Challenges
The computational demands of volume rendering require the use of a high degree
of hardware parallelism. Pipelining and unit replication are the two main forms
of parallelism found in most high-performance architectures. A pipeline consists
of a sequence of stages through which a computation and data ﬂow. New data is
2input at the start of the pipeline while other data is being processed throughout the
pipeline. Unit replication refers to using multiple processing units, each working
on a different stream of data. Combining pipelining and unit replication by using
parallel processing pipelines achieves a high level of parallelism and performance.
Important issues are the interconnections and data paths between stages of different
pipelines.
Because volume rendering is memory intensive, the design of the memory sys-
tem is critical in volume rendering architectures. The memory systems includes
a suitable memory hierarchy, fast memory caches, and memory bus architecture.
A determining factor of the maximum achievable memory bandwidth is the per-
formance of dynamic random-access memory (DRAM), the fundamental building
block of all memory systems. In the last 30 years the speed of microprocessors has
increased 1000-fold whereas the speed of DRAM has only increased by a factor
of 20 [Sak97]. As shown in Figure 1, recent architectural improvements to DRAM
modules have increased their sequential access bandwidth [Kat97]. However, their
random access performance remains low and approximately constant across differ-
ent DRAM technologies.
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Fig. 1. This graph plots memory bandwidth (in MBytes per second, logarithmic scale) for
different DRAM technologies. Fast page mode DRAM allows fast access to an entire row
(called a page) of the internal memory array. Extended data out DRAM (EDO DRAM)
includes an extra pipeline stage in the output buffer. Synchronous DRAM (SDRAM) has
a high-speed synchronous interface and multiple internal memory banks. Rambus DRAM
uses a high-speed packet-type memory interface.
A common method to increase memory bandwidth for regular, systematic access to
data is a technique called interleaving. The idea is to subdividethe data into smaller
subsets that can be distributed uniformly among different physical memories. The
simplest and most common form of interleaving is called low-order interleaving
[Fly95]. It assigns successive memory addresses to distinct memory modules. For
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3Figure 2 shows the resulting partitioning of the address space across memory mod-
ules. The index
i into the memory module is calculated as
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Fig. 2. Low-order interleaved memory system with
m memory modules. Memory address
a
is assigned to memory module
k according to
k
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a
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cates the ﬂoor, or the next lower integer, of the expression. The number of memory
modules in an interleaved memory system is called the degree of interleaving. Al-
ternatively, a memory system is said to be
m-way interleaved.
Notice in Figure 2 that voxels are stored successively in rows across the memory.
Low-order interleaved memory performs best for consecutive row access, but per-
formance breaks down for column access. Accesses against the storage order may
occur frequently in volume rendering, for example, in object-order algorithms. One
solution is to store the dataset three times, once for each main axis [LL94]. How-
ever, data duplication increases the high storage requirements of volume rendering.
The architectures surveyed in this paper implement interleaved memory systems
that support high-bandwidthaccess to volumedata without pre-processing and data
duplication. The remainder of this paper describes texture mapping hardware, the
Virtual Reality in Medicine (VIRIM) system, and Mitsubishi’s VolumePro system.
We discussthealgorithmsthesesystemsimplement,theirsystemarchitectures with
emphasis on the memory system, and their volume rendering performances.
3 Texture Mapping Hardware
Texturemappinghardwareisacommonfeatureofmodern3Dpolygongraphicsac-
celerators. It can be used for volume rendering by applying a method called planar
texture resampling [CCF94]. The volume is stored in 3D texture memory and re-
sampled during rendering by extracting textured planes parallel to the image plane
(see Figure 3). Lookup tables map density to RGBA color and opacity. The result-
ing textureimages are combined in back-to-front visibilityorder using compositing
[PD84]. Each texture sample is assigned an opacity, called the alpha component.
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Fig. 3. Planar texture resampling.
An alpha of 1.0 implies a fully opaque sample, and an alpha value of 0.0 implies a
fully transparent sample. When two texture images are combined, the background
color is blended with the foreground color using the alpha component to linearly
interpolate between the colors.
High-quality shading effects of the volume object require gradients which reﬂect
the rate and direction of change in the volume data. Most volume rendering algo-
rithms use the central difference gradient, which is computed by local differences
between voxel values in all three dimensions[HB86]. Using these gradients, a local
illumination model is applied to each texture sample to shade the volume object.
Figure 4 shows several texture mapped images of a wrist rendered with different
gradient methods.
(a) No Shading (b) Slice Subtrac-
tion
(c) Edge Filtered (d) Central Differ-
ences
Fig. 4. Several renderings of a wrist dataset (
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3) using texture mapping hard-
ware and multi-pass gradient estimation. a) 1 pass: No shading. b) 2 passes: Slices of gra-
dients are calculated by subtracting co-planar texture slices, one shifted in direction of the
light source. c) 3 passes: Gradients are resampled from a separate edge ﬁltered volume. d)
10 passes: Gradients are estimated using central differences between axis aligned texture
slices in all three dimensions. Images courtesy of David Heath, Johns Hopkins University.
5Texture engines do not directly support estimation of gradients or per-sample illu-
mination in hardware. Gradients are typically pre-computed and stored in an ad-
ditional volume or are computed on-the-ﬂy using multi-pass methods. However,
multi-pass rendering and shading in software greatly reduce the achievable frame
rate. An alternative is to use a shading approximation by pairwise subtracting co-
planar texture slices, one shifted in direction of the light source [PAC97].
System Architecture
Texture mapping hardware is part of the raster graphics rendering pipeline shown
in Figure 5 [FvDFH90]. During planar texture resampling, the geometry processor
Geometry
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Fig. 5. Texture mapping system architecture.
computes the texture coordinates of each vertex of a resampling slice. The raster-
izer is connected to the texture engine which resamples the texture data stored in
texture memory using tri-linear interpolation. The resampled texture slices are then
accumulated into the frame buffer using compositing [PD84].
High-performance 3D graphics engines, such as the SGI Reality Engine [Ake93],
use eight-way interleaved texture memory. Tri-linear interpolation requires a cell
of eight adjacent voxels. Eight-way memory interleaving allows the texture engine
to fetch any tri-linear cell in one memory access. A voxel with address
a
=
[
z
y
x
]
is stored in memory module
k at index
i as follows:
k
=
(
x
m
o
d
2
)
+
2
(
y
m
o
d
2
)
+
4
(
z
m
o
d
2
)
; (1)
i
=
b
x
2
c
+
2
b
y
2
c
+
4
b
z
2
c
:
Figure 6 shows the resulting assignment of voxels to memory modules in three
dimensions.
Texture Performance
The best published texture rendering performances have been achieved on SGI Re-
ality Engine 2 systems with multiple texture engines or Raster Managers (RMs).
Hemminger et. al [HCN94] report a series of results with two RMs, rendering a
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2 volume at 12 frames per second. Cabral et al. [CCF94] use four
RMs to render a
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4 dataset at 10 frames per second. These results
translate roughly into a maximum performance of 160 million unshaded tri-linear
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Fig. 6. Assignment of voxels to memory modules in an 8-way interleaved texture memory.
samples per second for four RMs. However, these published results do not consider
gradient estimation or shading.
4 Virtual Reality in Medicine (VIRIM)
VIRIM is an object-order volume rendering engine developed and built at the
University of Mannheim [GPR
+94] and commercially distributed by the Volume
Graphics GmbH, Heidelberg, Germany. VIRIM implements projection plane ray-
casting. In this method, the rays belonging to a particular scanline of the image
reside on the same projection plane (see Figure 7). Planes of consecutive scanlines
Projection Plane
Scanline
Image
Volume Data
Ray
View Direction
Fig. 7. Projection plane ray-casting.
are resampled in top-to-bottom order from the volume data. The image is produced
by casting rays in viewing direction inside projection planes.
System Architecture
The hardware of VIRIM is divided into a geometry unit for volume resampling and
a ray-casting unit for image generation (see Figure 8). Resampling of the dataset is
performed by tri-linear interpolation. The volume data is stored in a dedicated 8-
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Density Y-Gradient X-Gradient
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Fig. 8. VIRIM Architecture.
way interleaved memory system, identical in organization to the 3D texture mem-
ory discussed in Section 3. Before interpolation, the voxel values are mapped onto
density values using a density lookup table). Only the X- and Y-component of the
gradient are estimated using a 2D gradient operator. The sample density and the X-
and Y-gradient components are transmitted to the ray-casting unit over the geome-
try bus which has a peak transfer rate of 240 MBytes per second.
Using the sample and gradient values of the resampled dataset, the ray-casting unit
generates the ﬁnal image. In order to allow maximum ﬂexibility, VIRIM uses 16
programmable digital signal processors (DSPs). This allows the system to imple-
ment high-quality illumination models, such as the Heidelberg ray-tracing algo-
rithm which includes shadowing [MMSE91]. A local master processor on the ray-
casting board collects all scan lines of the ﬁnal image from the DSP memories and
transfers the results to the host system.
VIRIM Performance
The maximum dataset size for 16-bit voxels is
2
5
6
3, and the maximum read-out
rate from volume memory is 640 MBytes per second. VIRIM achieves up to 2.5
frames per second for
2
5
6
￿
2
5
6
￿
1
2
8 datasets, although higher performance may
be achieved by duplicating the dataset across multiple VIRIM engines [HMK
+95].
The VIRIM geometry unit generates a maximum of 36 million tri-linear samples
per second.
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The VolumePro system is based on the Cube-4 volume rendering architecture de-
veloped at SUNY Stony Brook [PK96]. Mitsubishi Electric licensed the Cube-4
technology and developed the Enhanced Memory Cube-4 (EM-Cube) architecture
[OPL
+97]. The VolumePro system, an improved commercial version of EM-Cube,
is currently underway at Mitsubishi Electric.
VolumeProis ahighlyparallelarchitecturebased onthe template-basedray-casting
algorithm shownin Figure 9 [YK92,SS92]. Rays are sent into the dataset from each
Image Plane
Warp
Base Plane
Volume
Data
Voxel Slice
Fig. 9. Template-based ray-casting.
pixel on a base plane, which is co-planar to the face of the volume data that is most
parallel and nearest to the image plane. Because the image plane is typically at
some angle to the base-plane, the resulting base-plane image is warped onto the
image plane.
The main advantage of this algorithm is that voxels can be read and processed in
planes of voxels (so called slices) that are parallel to the base-plane. Within a slice,
voxels are read from memory a scanline of voxels at a time, in top to bottom order.
This leads to regular, object-order data access.
VolumePro System Architecture
VolumePro will be implemented as a PCI card for Windows NT computers. The
card will contain one volume rendering ASIC (called the vg500) and 32, 64, or
128 MBytes of volume memory. The warping and display of the ﬁnal image will
be done on an off-the-shelf 3D graphics card with 2D texture mapping. The vg500
volume rendering ASIC, shown in Figure 10, will contain four identical rendering
pipelines,arranged sideby side, running at 133 MHzeach. The vg500also contains
interfaces to voxel memory, pixel memory, and the PCI bus. Each pipeline commu-
nicates with voxel and pixel memory and two neighboring pipelines. Pipelines on
the far left and right are connected to each other in a wrap-around fashion (indi-
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Fig. 10. The vg500 volume rendering ASIC with four identical ray-casting pipelines.
cated by grey arrows in Figure 10). A main characteristic of VolumePro is that each
voxel is read from volume memory exactly once per frame. Voxels and intermedi-
ate results are cached in so called slice buffers so that they become available for
calculations precisely when needed.
Each rendering pipeline implements ray-casting and sample values along rays are
calculated using tri-linear interpolation. A 3D gradient is computed using central
differences between tri-linear samples. The gradient is used in the shader stage,
which computes the sample intensity according to the Phong illumination model.
Lookup tables in the classiﬁcation stage assign color and opacity to each sample
point. Finally, the illuminated samples are accumulated into base plane pixels using
front-to-back compositing.
Volume memory uses 16-bit wide synchronous DRAMs (SDRAMs) for up to 128
MBytesofvolumestorage.
2
￿
2
￿
2cellsofneighboringvoxels,socalledminiblocks,
are stored linearly in volume memory. Miniblocks are read and written in bursts
of eight voxels using the fast burst mode of SDRAMs. In addition, VolumePro
uses a linear skewing of miniblocks [KB88]. Skewing guarantees that the render-
ing pipelines always have access to four adjacent miniblocks in any of the three
slice orientations. A miniblock with position
[
x
y
z
] in the volume is assigned to the
memory module
k as follows:
k
=
(
b
x
2
c
+
b
y
2
c
+
b
z
2
c
)
m
o
d
4
: (2)
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Each of the four SDRAMs provides burst-mode access at up to 133 MHz, for a
sustained memory bandwidth of
4
￿
1
3
3
￿
1
0
6
=
5
3
3 million 16-bit voxels per
second. Each rendering pipeline operates at 133 MHz and can accept a new voxel
from its SDRAM memory every cycle. Over 500 million tri-linear samples per
second is sufﬁcient to render
2
5
6
3 volumes at 30 frames per second.
6 Summary
Table 1 lists the main characteristics of the volume rendering accelerators that have
been presented in this paper. Figure 11 shows texture rendered images, courtesy
Texture Mapping VIRIM VolumePro
Algorithm Planer texture re-
sampling. Gradients
with multi-pass
rendering, shading
in software.
Projection plane ray-
casting. 2D gradients
in hardware, shading
using DSPs.
Template-based ray-
casting. 3D gradients
and Phong illumina-
tion in hardware.
Memory 8-way interleaved.
Volume size limited
by texture memory
only
8-way interleaved.
2
5
6
3 volumes, 16
bits per voxel.
Burst mode and
linear skewing of
miniblocks.
2
5
6
3
volumes, 16 bits per
voxel.
Parallelism Pipelining. Pipelining and 16
parallel ray-casting
DSPs.
Four parallel render-
ing pipelines.
Implementation Part of 3D graph-
ics engines, available
now.
Large deskside ma-
chine, available now.
PCI card for Win-
dows NT, available
in 1999.
Performance 160M samples/sec 36M samples/sec 533M samples/sec
Table 1
Comparison of architectural features.
of David Heath, Johns Hopkins University. Figures 12 shows images created on
VIRIM at the University of Mannheim, Germany. And Figure 13 shows images
generated by a C++ simulation of the VolumePro system. Color versions of these
pictures are available at http://www.elsevier.nl/locate/future.
Texture hardware offers a natural integration of volume datasets into traditional
polygon graphics accelerators. This provides combined rendering of volume data
and embedded geometry. The availability of texture systems is increasing with the
11advent of 3D graphics in PC systems. However,current texturesystemsdo not fully
address the needs of volumerendering applications.Thelack ofgradient estimation
and directional shading in hardware prohibits high-quality rendering at real-time
frame rates.
VIRIM and VolumePro use high quality ray-casting, and both architectures im-
plement gradient estimation and per-sample illumination in hardware. The image
quality of both architectures is very good. The main disadvantages of VIRIM are its
large physical size and the comparatively low frame rates. In contrast, VolumePro
contains a single ASIC, capable of rendering a data set of
2
5
6
3 voxels at 30 frames
per second. VolumePro is targeted to PC class computers running Windows NT and
will be available at PC price levels. However, both VIRIM and VolumePro do not
allow arbitrary intermixing of volumes and polygons.
The similarities between texture mapping and volume rendering will ultimately
lead to an integration of these approaches into a uniﬁed architecture. The lessons
learned from special-purpose volume rendering hardware will lead to texture sys-
tems that implement all elements of the volume rendering pipeline in hardware.
Alternatively, volume rendering architectures will include support for embedded
geometry and advanced texturing. The architectures surveyed in this paper are a
ﬁrst and important step in this direction.
(a) Aneurysm, 9 frames/sec (b) Thorax, 1 frame/sec
Fig. 11. Texture mapped images of medical CT data. a) Aneurysm (
2
5
6
￿
2
5
6
￿
1
0
4), no
shading. b) Human thorax (
2
5
6
￿
2
5
6
￿
1
1), central difference gradients and shading. Per-
formance numbers are for a dual-processor SGI Onyx with 256 MB main memory, Inﬁnite
Reality Engine graphics, and two RM-64 texture systems. Images courtesy of David Heath,
Johns Hopkins University.
12(a)Visible human head, 10 seconds/frame (b) Cut planes and shadows, 10 sec-
onds/frame
Fig. 12. Data from the visible human project rendered on VIRIM. a) Head, downsampled
to
2
5
6
3 voxels. b) Same as a), but rendered with three cut-planes and shadows. Images
courtesy of University of Mannheim, Germany, and Volume Graphics GmbH, Heidelberg,
Germany.
(a) Lobster (b) MRI head
Fig. 13. Images from a bit-accurate C++ software simulation of the VolumePro system. a)
CT scan of a lobster (
3
2
0
￿
3
2
0
￿
3
4). b) UNC MRI head (
2
5
6
￿
2
5
6
￿
1
0
9).
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